

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.nspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/008,204	12/05/2001	Geeng-Chuan Chern	2102397-991220	2140	
26379	7590 04/23/2003				
GARY CARY WARE & FREIDENRICH LLP 1755 EMBARCADERO ROAD PALO ALTO, CA 94303-3340			EXAMINER		
			GREENE, PERSHELLE L		
			ART UNIT	PAPER NUMBER	
			2826		
			DATE MAIL ED: 04/23/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

					W/L				
Office Action Summary		Application	on No.	Applicant(s)					
		10/008,20		CHERN ET AL.					
		Examine		Art Unit					
		Pershelle		2826	ld				
Period for	The MAILING DATE of this communication	on appears on the	e cover sneet with the	correspondence ad	aress				
THE MA - Extensic after SIX - If the pe - If NO pe - Failure t - Any repl	RTENED STATUTORY PERIOD FOR F ALLING DATE OF THIS COMMUNICAT ns of time may be available under the provisions of 37 (6) MONTHS from the mailing date of this communication of reply specified above is less than thirty (30) days fried for reply is specified above, the maximum statutory or reply within the set or extended period for reply will, by received by the Office later than three months after the atent term adjustment. See 37 CFR 1.704(b).	ION. CFR 1.136(a). In no eviction. s, a reply within the state period will apply and with state the app	ent, however, may a reply be t utory minimum of thirty (30) da ill expire SIX (6) MONTHS froi lication to become ABANDON	imely filed  ays will be considered timel  the mailing date of this county  ED (35 U.S.C. § 133).					
1)⊠ F	Responsive to communication(s) filed or	n <u>05 December :</u>	<u> 2001</u> .						
2a) <u> </u>	This action is <b>FINAL</b> . 2b)∑	This action is	non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.									
Disposition		muer Ex parte Q	uayle, 1999 O.D. 11,	400 0.0. 210.	•				
4)⊠ C	aim(s) <u>1-14,28 and 29</u> is/are pending i	in the application	ı <b>.</b>						
4a	4a) Of the above claim(s) is/are withdrawn from consideration.								
5) C	5) Claim(s) is/are allowed.								
6)⊠ C	6)⊠ Claim(s) <u>1-14, and 28-29</u> is/are rejected.								
7) C	Claim(s) is/are objected to.								
	aim(s) are subject to restriction a	and/or election r	equirement.						
Application									
· <u></u>	e specification is objected to by the Exa								
, —	e drawing(s) filed on is/are: a)								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.									
If approved, corrected drawings are required in reply to this Office action.  12) The oath or declaration is objected to by the Examiner.									
<i>,</i> —	ler 35 U.S.C. §§ 119 and 120	ne Examiner.							
		orojan priority un	dor 25 H C C S 110/	(a) (d) or (f)					
	cknowledgment is made of a claim for	oreign priority un	ider 35 U.S.C. 9 119(	a)-(u) or (i).					
, —		imonto bovo boo	n received						
• • •	<ol> <li>Certified copies of the priority documents have been received.</li> <li>Certified copies of the priority documents have been received in Application No</li> </ol>								
					04				
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.									
14) <u></u> Ack	nowledgment is made of a claim for do	mestic priority u	nder 35 U.S.C. § 119	(e) (to a provisional	application).				
·	The translation of the foreign language toweledgment is made of a claim for do		•						
Attachment(s)	•								
2) Notice o	f References Cited (PTO-892) f Draftsperson's Patent Drawing Review (PTO-94 ion Disclosure Statement(s) (PTO-1449) Paper N			ry (PTO-413) Paper No I Patent Application (PT					

Application/Control Number: 10/008,204 Page 2

Art Unit: 2826

Serial Number: 10/008204

Attorney's Docket #: 2102397-991220

Filing Date: 12/05/2001

Applicant: Chern et al. Examiner: Pershelle Greene

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-2, 4-8, and 28 are being rejected under 35 U.S.C. 103(a) as being anticipated by Hoang (U. S. Patent # 6,420,753), in view of Chiu (U.S. Patent # 5,021,848).

As to claim 1, Hoang discloses electrically selectable and alterable memory cells having all of the claimed subject matter:

A. "a substrate ... and a peripheral area" is met by the substrate 200 of semiconductor material that includes a memory area (right side of 208) and a peripheral area (208 and everything to the left) shown in figure 6;

Art Unit: 2826

- B. "an electrically ... from the substrate" is met by the electrically conductive floating gate 204 disposed over and insulated from the substrate 200 shown in figure 6;
- C. "an electrically ... to the floating gate" is met by the electrically conductive control gate 210 disposed adjacent to the floating gate 204 shown in figure 6;
- D. "an insulating layer ... tunneling of charges therethrough" is met by the insulating layer 206 formed in the memory area and peripheral areas that includes a first portion that is disposed between the control gate 210 and the floating gate 204 with a thickness permitting Fowler-Nordheim tunneling of charges. Refer to figure 6 and column 2 lines 4-15;
- E. "an electrically ... from the substrate" is met by the electrically conductive select gate 208, which can be made of polysilicon, disposed over and insulated from the substrate 200. Refer to figure 6 and column 13 lines 33-45;
- F. "a second portion of the insulating layer ... of the insulating layer" is met by the second potion of the insulating layer (206 202) being disposed between the poly gate 208 and the substrate 200 and having a thickness that is greater than that of the first portion of the insulating layer 206 shown in figure 6;

Hoang fails to explicitly show the insulating layer being initially formed as a continuous layer of material.

Chiu is cited for showing an electrically-erasable and electrically-programmable memory storage devices with self-aligned tunnel dielectric area. Specifically, Chiu is cited for showing a continuous insulating layer having a first portion disposed between the control gate and the

Application/Control Number: 10/008,204

Art Unit: 2826

floating gate and a second portion disposed between the poly gate and the substrate and having a thickness that is greater than that of the first portion of the insulating layer.

It would have been obvious to one of ordinary skill in the art to use the continuous insulating layer of Chiu with the device of Hoang for the purpose of reducing manufacturing cost and manufacturing materials.

As to claim 2, Hoang shows in figure 6 a source region 214 and a drain region 214 formed in the substrate having a channel region in between. The floating gate 204 is disposed over and insulated from a portion of the channel region.

As to claims 4-6, Hoang shows in figure 6 the control gate 210 having a first portion that is disposed over the floating gate 204. The first portion of the control gate 210 is also disposed over a portion of the channel region. The second portion of the control gate 210 is disposed over the floating gate 204.

As to claims 7-8, Hoang shows the device has an insulating layer with a second portion formed directly on the peripheral area of the substrate. The poly gate 208 is formed directly on the second portion of the insulating layer. The first portion of the insulating layer extends between the substrate 200 and the control gate 210.

3. Claim 3 is being rejected under 35 U.S.C. 103(a) as being unpatentable over Furuhata et al. (U. S. Patent # 6,429,073).

As to claim 3, claim 3 is being rejected for the same reasons set forth in regard to claim 1. In addition, Furuhata et al. discloses, in figure 1, a second source and drain region formed in the substrate, with a second channel region in between. The poly gate 30 is disposed over and insulated from at least a portion of the second channel region.

Art Unit: 2826

4. Claims 9-14 are being rejected under 35 U.S.C. 103(a) as being unpatentable over Furuhata et al. (U. S. Patent # 6,429,073), in view of Chiu (U.S. Patent # 5,021,848).

In claims 9-14 and 29, Hoang shows, in figure 6, a substrate of semiconductor material having a memory area and a peripheral area. There is a memory cell in the memory area that includes a first source region 214 and a first drain region 214 formed in the substrate having a channel region in between. There is an electrically conductive floating gate 204 that is disposed over and insulated from at least a portion of the first channel region. An electrically conductive control gate 210 is disposed adjacent to the floating gate 204. An insulating layer (206 202) is formed in the memory and peripheral area. The insulating layer has a first portion that is disposed between the control gate 210 and the floating gate 204 with a thickness permitting Fowler-Nordheim tunneling of charges. Hoang fails to explicitly show a second source and drain region and the insulating layer being initially formed as a continuous layer of material.

Chiu is cited for showing an electrically-erasable and electrically-programmable memory storage devices with self-aligned tunnel dielectric area. Specifically, Chiu is cited for showing a continuous insulating layer having a first portion disposed between the control gate and the floating gate and a second portion disposed between the poly gate and the substrate and having a thickness that is greater than that of the first portion of the insulating layer.

It would have been obvious to one of ordinary skill in the art to use the continuous insulating layer of Chiu with the device of Hoang for the purpose of reducing manufacturing cost and manufacturing materials.

As to claims 10-12, Hoang shows in figure 6 the control gate 210 having a first portion that is disposed over the floating gate 204. The first portion of the control gate 210 is also

Page 6

Art Unit: 2826

disposed over a portion of the channel region. The second portion of the control gate 210 is disposed over the floating gate 204.

As to claims 13-14, Hoang shows the device has an insulating layer with a second portion formed directly on the peripheral area of the substrate. The poly gate 208 is formed directly on the second portion of the insulating layer. The first portion of the insulating layer extends between the substrate 200 and the control gate 210.

Furuhata et al. is cited for showing a method for manufacturing semiconductor devices having a non-volatile memory transistor. Specifically Furuhata discloses, referring to figure 1, a second source 16, drain 14 and channel region. The source 16, drain 14, and channel regions are formed in the substrate 10 with a channel region in between. The electrically conductive poly gate 30 is disposed over and insulated from at least a portion of the second channel region.

It would have been obvious to one of ordinary skill in the art to add the second source, drain, and channel region of Furuhata et al. to the device of Hoang for the purpose of reducing the potential of a noise problem and for better isolation.

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pershelle Greene whose telephone number is 703-305-3870. The examiner can normally be reached on M-F 8:30am - 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on 703-308-6601. The fax phone numbers for the

Art Unit: 2826

organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

PLG April 16, 2003

